

BOSS DR-110

SERVICE NOTES

First Edition


DISASSEMBLY

Exposing PCBs

1. Remove 4 rotary knobs.
2. Unlatching Battery clips ④, raise Bottom case.
3. Open Top case, first at the rear end ①, gently push rearwards (unlock) then open at the front end ②. Insert a cloth between panels to protect the rear surface of top panel from scratching. This allows troubleshooting for both PCBs while maintaining the unit operative from built-in drycells.

Power	: 9VDC (battery or AC adaptor)
Current Draw	: 7mA (at no signal) to 12mA (max.) @9V
Headphone Impedance	: 8Ω to 100Ω
P-BUS Impedance	: 10kΩ (IN/OUT)
ACC TRIG OUT Signal	: +6V, 10ms-width
Dimensions	: 190(W) x 110(D) x 30(H) mm 7-1/2(W) x 4-5/16(D) x 1-3/16(H) in
Weight	: 450g / 1 lb. (including batteries)

SPECIFICATIONS





Dismounting VOICING Board

1. Remove Battery compartment cover and remove the dry cells.
2. Unlatching Battery clips ④, raise Bottom case.

LCD ASSEMBLY


Avoid unnecessary service to LCD Ass'Y. When reassembling, make sure that the face (not rear) of Rear Polarizer touches LCD. The correct layer makes display dark when the LCD and polarizer are placed crosswise.



CIRCUIT DESCRIPTIONS

CPU IC1

HD44790A44 is a 2K word by 4 bit one chip CMOS microcomputer equipped with internal LCD drivers.



CPU HD44790A-44 PIN FUNCTIONS

Symbol	Name	Description
R00	Input Port	Read in Key switches and TEMPO CLOCK.
R02		
R10		
R11		
R12		External Memory Data Bus (Rhythm patterns A/B, Songs I/II)
R13		
R20	I/O Port	
R21		
R22		
R23		
R30		External Memory Address Bus P20-P23 Used as OUTPUT Port.
R31		
R32		
R33	Output Port	
D0		
D1		
D2		
D3		Output Switches and Tempo Clock Scanning signals.
D4		
D5		External Memory address bus
D6		
D7		
D8		Describe I/O terminals
D9		
D10		
D11		
D12		
D13		
D14		
D15		
INT0		
INT1		Interrupt Inputs
RESET		Reset Input
TEST		Test Input
V1		LCD DC Supply Inputs
V2		
V3		Used as LCD driver signals.
Vcc		
GND		Ground Input
SEG1		SEGMENT Outputs
SEG2		
COM1		Common Outputs
COM4		Output LCD drive signals in 1/4 duty, 1/3 bias.

During the power OFF \overline{HLT} pin of IC1 CPU is kept L, maintaining all its input and output pins high impedance, isolating its circuits from peripheral circuits and thus retains all the data so far obtained. When the CPU is re-powered, it initializes internal circuits but still keeps some data intact.

SWITCH MATRIX (See Fig. below)

① The CPU enters external interrupt routine on a rising edge of INT CLK from IC2a, b which also serve as a part of CY Sound Generator, and reads in TEMPO CLK and key switches through ports D0-D3 and through R00-R03.


② In reading the above, the CPU first turns ports D0-D3 "H", cutting off NAND gates and the ports R00-R03. With an H being applied on one input pin, each gate of IC3 will turn its output to "L" when the other input pin is H (closing of STOP, START or BANK, or during H period of TEMPO CLK). Ports R00-R03 are pulled up internally and go low when their mate IC3 outputs turn to L.

③ Next, the CPU sets port D0 to "L", which pulls one inputs of IC3 down to low, turning all IC3 outputs to "H", reverse biasing D1A-D4A which in turn isolate IC3 from the read-in ports. Each of ports R00-R03 can be connected to port D0 through closed contacts of C1, OH, SD or BD and through D8B. Then the program returns to the main routine.

④ On the next rising edge of INT CLK, the program enters interrupt routine again and gates IC3.


⑤ Having reading IC3 outputs, this time the program sets D1 to L and reads SHIFT, CP, CY and AC switches through R0 ports.

The CPU repeats the same procedures for the remaining D ports and returns to ①, cycling TEMPO CLK, STOP, START and BANK readings at 2.2ms intervals, and other switch groups at 8.8ms intervals.



MEMORY BACKUP

IC2 μPD444C is a 1K-word by 4 bits static RAM. It is used in DR-110 for storing BANKs A/B, SONGs I/II and STEPs 12/16 data. (BANKs C/D containing factory-set rhythms are stored into CPU's internal ROM.) The RAM memory is backed up by built-in battery which bypasses power switch and connects to RAM's VCC, \overline{WE} and \overline{CS} pins.




LCD

Each segment in LCD has a pair of electrodes. Electrodes on one glass plate are grouped into four common (COM) terminals and the other plate electrodes into SEGs as shown below.

No.	COM 1	COM 2	COM 3	COM 4
C1	COM.1	COM.2	COM.3	COM.4
C2		COM.2		
C3			COM.3	
C4				COM.4
1	TAP.W.	4d	—	18
2	STEP.W.	4e	4c	15.1
3	SONG.W.	4g	4b	19
4	PAT.P.	4f	4a	16.1
5	SONG.P.	3d	—	20
6	D	3e	3c	10.1
7	C	3g	3b	24
8	B	3f	3a	7.5
9	A	2d	—	25
10	T1	2e	2c	21
11	T2	2g	2b	11.1
12	AC	2f	2a	10.5
13	CY	1d	—	29
14	CP	1e	1c	32
			1-1	1.1
			1.2	1.3
			1.4	1.4


LCD WAVEFORMS & TIMING

Fig. 10 shows the waveforms of COM1-COM4.



The LCD operates dynamically in 1/4 duty cycles and 1/3 bias. Each segment reads out when its COM terminal receives $2.25V_{DD}$ and SEG terminal 5.4V (VCC) ... thus this voltage difference will provide the sharp edged, most visible readout.

When the DC supply drops, O17 increases resistance, further decreasing potential difference between COM and SEG terminals, which causes the readout dither. This effectively functions as a battery indicator.



TRIG OUT

Ports D8–D15 of the CPU are normally at +6V and go to 0V for 1ms when triggering designated voice.


ACC TRIG – AC TRIG pulse passing D9 is lengthened and inverted to become positive 10ms-wide pulse and is routed to ACC TRIG OUT jack.

ACCENT

- The AC TRIG pulse passing through D18 conducts Q20

and Q21 until its fall time determined by the time constant connecting ACCENT VR3 in parallel with audio signal path.

HAND CLAP – For Hand Clap two trigger pulses of different timing are provided to simulate reverbation effect.



NOISE GENERATOR


IC3 and IC4 are configured to function as a quasi-random impulse generator, a generation of a succession of random signals which are distributed over a wide frequency spectrum. On power-up, Power-ON Reset circuit turns pin 1 of IC3 H as a data "1". Because the shift register will not operate when its all D pins are at 0.

NOTE: Intermittent DC supply (such as from an AC-DC converter) can

NOTE: Intermittent DC supply (such as loose AC adaptor or battery connection or quick turning OFF-ON of the power switch) may upset Power-ON Reset when a transient of DC voltage is shorter than the time constant of RESET circuit. The resultant will be loss of noise sound.


The CPU is equipped with TEST program for checking LCD and Switch Reading functions.
To enter the test program, press and hold START and STOP buttons and turn the power switch ON.
LCD CHECK - All readouts will be displayed in slightly dull black - because LCD drivers are being overloaded.

It duller. This effectively functions as a battery indicator.




CY SOUND GENERATOR

Four generators oscillate at different frequencies which are determined based on analyses of live symbolic sounds. Interrelations between frequencies are so critical that slight deviation of one frequency can cause beat sound or distortion. To let the generators stay in a specific frequency, C1, C4, C12 and C13 should be less than 5% (μ) of tolerance.



VOICE GENERATORS

The voice generators are categorized into two groups: Damping oscillator for drum sound and a combination of Swing type VCA and Envelope generator for metallic sounds.




NOISE GENERATOR

IC3 and IC4 are configured to function as a quasi-random impulse generator, a generation of a succession of random signals which are distributed over a wide frequency spectrum. On power-up, Power-ON Reset circuit turns pin 1 of IC3 H as a data "1". Because the shift register will not operate when its all D pins are at 0.


I₃ and I₄ are configured to function as a quasi-random impulse generator, generation of a succession of random signals which are distributed over a wide frequency spectrum. On power-up, Power-ON Reset circuit turns pin 1 IC3H as a data "1". Because the shift register will not operate when its all pins are at 0.

DR-110 CIRCUIT DIAGRAM

CPU BOARD



VOICING BOARD



WAVEFORMS

DR-110

PARTS LIST





Check Point	T
1	0.87ms
2	1.22ms
3	3.15ms
4	3.15ms

CASE		
2201062900	Top Case	
2201063000	Bottom Case	
2202066600	Display Window Cover	black
2202066500	Display Window Cover	clear
2202066400	Battery Cover	

PCB	
7313203000	CPU Board
7313204009	Voicing Board

KNOB
2247029600 Slide blue
2247028800 Rotary black(orange line)

Check Point	ACCENT	E
15	MIN MAX	1.5V 4.5V



A graph with 'VOL. MAX' on the vertical axis and time on the horizontal axis. The vertical axis has a mark at 0. A triangular pulse starts at time 0, reaches a maximum height of 3V at time E, and returns to 0 at time 2E.

Check Point	ACCENI	E
16	MIN	0.8V
	MAX	1.9V

TRANSISTOR

<u>DIODE</u>	
15019125	ISS-133
1501920910	S5500G
15019530	RD6 .8EB-2
15019138	DAN 201
15019139	DAP 201
	diode array
	zener
	power
131159329	SSS-522 (slide)
12479715	Rubber switch(push)
	with button
<u>SWITCH</u>	

TRANSISTOR

A line drawing of a hand holding a stylus, positioned above a coordinate system with a horizontal x-axis and a vertical y-axis. The origin is marked with a small circle containing a minus sign (-). The hand is shown from the side, with the stylus pointing towards the positive y-axis.

